



ÖRN



Şekilde bir fotokopi makinesi görülmüyor. A, B, C, D ve E fotokopi makinesinde kağıdın yolu üzerinde sırasıyla dizilmiştir. A, B, C, D, E arası 7'şer cm. Anahtarlar normalde kapalıdır. Kağıt anahtarlar üzerinden geçerken açılıyor ve sonra tekrar kapanıyor. İki veya daha fazla anahtar açıkken lojik - 0 veren bir devreyi yalnızca NOR kapılarını kullanarak gerçekleştirin.

→ 3. mertebeden K-map kullanılacak



$$N=5$$

$$n=3$$

$$\Rightarrow N-n = 5-3 = 2$$

free variable

$$2^2 = 4 \rightarrow 4'ler\ 4'ler\ böldük$$

Kağıt varsa → lojik 1

Kağıt yoksa → lojik 0

⇒ POS form yapılacak

lojik 0'lar indirgeniyor

} NOR kapısı

free variable

	Dec	A	B	C	D	E	f	
	0	0	0	0	0	0	1	kagıt varsa $\rightarrow 1$
	1	0	0	0	0	1	1	kagıt yoksa $\rightarrow 0$
0	2	0	0	0	1	0	$\emptyset$	2 veya daha fazla
	3	0	0	0	1	1	0 $\rightarrow (\bar{D} + \bar{E})$	anahtar açık
	4	0	0	1	0	0	$\emptyset$	lojik 0
	5	0	0	1	0	1	$\emptyset$	
1	6	0	0	1	1	0	$\emptyset$	
	7	0	0	1	1	1	0 $\rightarrow (\bar{D} + \bar{E})$	
	8	0	1	0	0	0	$\emptyset$	
	9	0	1	0	0	1	$\emptyset$	
2	10	0	1	0	1	0	$\emptyset$	$\emptyset$
	11	0	1	0	1	1	$\emptyset$	
	12	0	1	1	0	0	$\emptyset$	
	13	0	1	1	0	1	$\emptyset$	
3	14	0	1	1	1	0	0 $(\bar{D} + E)$	
	15	0	1	1	1	1	0 $(\bar{D} + \bar{E})$	
	16	1	0	0	0	0	1	
	17	1	0	0	0	1	$\emptyset$	
4	18	1	0	0	1	0	$\emptyset$	
	19	1	0	0	1	1	$\emptyset$	
	20	1	0	1	0	0	$\emptyset$	
	21	1	0	1	0	1	$\emptyset$	
5	22	1	0	1	1	0	$\emptyset$	$\emptyset$
	23	1	0	1	1	1	$\emptyset$	
	24	1	1	0	0	0	0 $(D + E)$	
	25	1	1	0	0	1	$\emptyset$	
6	26	1	1	0	1	0	$\emptyset$	
	27	1	1	0	1	1	$\emptyset$	
	28	1	1	1	0	0	0 $(D + E)$	
	29	1	1	1	0	1	$\emptyset$	
7	30	1	1	1	1	0	0 $(\bar{D} + E)$	
	31	1	1	1	1	1	$\emptyset$	

İndirgeme (1. yol) (Tavsiye edilmez, karışık)

BC	00	01	11	10
A				
0	$\bar{D} + \bar{E}$	$\bar{D} + \bar{E}$	$(\bar{D} + \bar{E}) \cdot (\bar{D} + E)$	$\emptyset$
1	1	$\emptyset$	$(D + E) \cdot (\bar{D} + E)$	$D + E$

İndirgeme (2. yol) → Mantıklı, kolay

D \ E	0	1
0	1	1
1	$\emptyset$	$\emptyset$

1/0 $\bar{D}$

D \ E	0	1
0	$\emptyset$	$\emptyset$
1	$\emptyset$	$\emptyset$

1/1 $\bar{D}$

D \ E	0	1
0	$\emptyset$	$\emptyset$
1	$\emptyset$	$\emptyset$

1/2

D \ E	0	1
0	$\emptyset$	$\emptyset$
1	$\emptyset$	$\emptyset$

1/3

D \ E	0	1
0	1	$\emptyset$
1	$\emptyset$	$\emptyset$

1/4 $\bar{D}$

D \ E	0	1
0	$\emptyset$	$\emptyset$
1	$\emptyset$	$\emptyset$

1/5

D \ E	0	1
0	$\emptyset$	$\emptyset$
1	$\emptyset$	$\emptyset$

1/6

D \ E	0	1
0	$\emptyset$	$\emptyset$
1	$\emptyset$	$\emptyset$

1/7

→ $\emptyset$ ve 0'lı alanlara 0 koyduk. Çünkü don't care $\begin{bmatrix} 0 \\ 1 \end{bmatrix}$

BC	00	01	11	10
A				
0	$\bar{D}$	$\bar{D}$	0	$\emptyset$
1	$\bar{D}$	$\emptyset$	0	0

1/f $\bar{D}$

$\bar{B}$

$$f = \bar{B} \cdot \bar{D}$$


$$0 \cdot 0 = 0$$

$$1 \cdot 1 = 1$$

→ Hepsi birbirini götürüyor $\emptyset \rightarrow 0$, $0 \rightarrow D + \bar{D}$ alıyoruz. Burdan da $\bar{D}$ seçersek, hepsi indirgenir $\bar{D}$ kalır.


NOR kapıları ile denklemin çizimi:

$$f = \overline{B \cdot D} \rightarrow \overline{f} = (B + D)$$



ÖRNEK $f = x - 5$ fonksiyonunu yalnızca NAND kapılarını kullanarak gerçekleştirin. X burada 4 bitlik bir değişkendir.

→ Fonksiyonun negatif değerleri kırmızı bir lamba ile gösterilecek.



sign + magnitude

↓
fs : işaret biti

0 : pozitif demek

1 : negatif demek


Yani

s + m

+3 : 0 0 1 1

-3 : 1 0 1 1

$$\Rightarrow 0 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 1 \cdot 2^0 = 3$$



$$n=4, 2^4 = 16 \text{ satır}$$

fonksiyonun
değeri (sign)

işaret biti

magnitude (m)

Dec	A	B	C	D	$f = x-5$	f_5	f_3	f_2	f_1	f_0
0	0	0	0	0	-5	1	0	1	0	1
1	0	0	0	1	-4	1	0	1	0	0
2	0	0	1	0	-3	1	0	0	1	1
3	0	0	1	1	-2	1	0	0	1	0
4	0	1	0	0	-1	1	0	0	0	1
5	0	1	0	1	0	0	0	0	0	0
6	0	1	1	0	1	0	0	0	0	1
7	0	1	1	1	2	0	0	0	1	0
8	1	0	0	0	3	0	0	0	1	1
9	1	0	0	1	4	0	0	1	0	0
10	1	0	1	0	5	0	0	1	0	1
11	1	0	1	1	6	0	0	1	1	0
12	1	1	0	0	7	0	0	1	1	1
13	1	1	0	1	8	0	1	0	0	0
14	1	1	1	0	9	0	1	0	0	1
15	1	1	1	1	10	0	1	0	1	0

AB \ CD	00	01	11	10
00	1	1	1	1
01	1	0	0	0
11	0	0	0	0
10	0	0	0	0

f_5

AB \ CD	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	0	1	1	1
10	0	0	0	0

f_3

AB \ CD	00	01	11	10
00	1	1	0	0
01	0	0	0	0
11	1	0	0	0
10	0	1	1	1

f_2

AB \ CD	00	01	11	10
00	0	0	1	1
01	0	0	1	0
11	1	0	1	0
10	1	0	1	0

f_1

CD \ AB	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	1	0	0	1
10	1	0	0	1

Yani:

$$f_5 = \bar{A}\bar{B} + \bar{A}\bar{C}$$

$$f_3 = ABD + ABC$$

$$f_2 = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}D + \bar{A}\bar{B}C + AB\bar{C}\bar{D}$$

$$f_1 = \bar{A}\bar{C}\bar{D} + \bar{A}\bar{B}C + CD$$

$$f_0 = \bar{D}$$

NAND dedigi için = alıyoruz;

$$\bar{f}_5 = \overline{(\bar{A}\bar{B}) + (\bar{A}\bar{C})} = \overline{(\bar{A}\bar{B})} \cdot \overline{(\bar{A}\bar{C})}$$


$$\bar{f}_3 = \overline{(ABD) + (ABC)} = \overline{(ABD)} \cdot \overline{(ABC)}$$

$$\bar{f}_2 = \overline{\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}D + \bar{A}\bar{B}C + AB\bar{C}\bar{D}} = \overline{(\bar{A}\bar{B}\bar{C})} \cdot \overline{(\bar{A}\bar{B}D)} \cdot \overline{(\bar{A}\bar{B}C)} \cdot \overline{(AB\bar{C}\bar{D})}$$

$$\bar{f}_1 = \overline{\bar{A}\bar{C}\bar{D} + \bar{A}\bar{B}C + CD} = \overline{(\bar{A}\bar{C}\bar{D})} \cdot \overline{(\bar{A}\bar{B}C)} \cdot \overline{(CD)}$$

$$f_0 = \bar{D}$$

A $\bar{A}$ B $\bar{B}$ C $\bar{C}$ D $\bar{D}$




ÖRNEK Bir logic devrede $y(A,B,C)$ 3 bitlik binary veri girişi, x ise kontrol girişidir.

$x=0$ olduğunda y_i $+3$ ile

$x=1$ olduğunda y_i -3 ile çarpılmalıdır.

Böyle bir devreyi yalnızca NAND kapıların kullanılarak gerçekleştirin. (Minimum maliyetle)

→ Fonksiyonun işareti için negatif değerler → logic 1
pozitif değerler → logic 0



Dec		y			f			$f_{16} f_8 f_4 f_2 f_1 f_0$					
x	y	x	A	B	C	f	f	f_5	f_4	f_3	f_2	f_1	f_0
0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	1	+3	0	0	0	0	1	1	
2	0	2	0	0	1	+6	0	0	0	1	1	0	
3	0	3	0	0	1	+3	0	0	1	0	0	1	
4	0	4	0	1	0	+12	0	0	1	1	0	0	
5	0	5	0	1	0	+15	0	0	1	1	1	1	
6	0	6	0	1	1	+18	0	1	0	0	1	0	
7	0	7	0	1	1	+21	0	1	0	1	0	1	
8	1	0	1	0	0	0	0	0	0	0	0	0	
9	1	1	1	0	0	-3	1	0	0	0	1	1	
10	1	2	1	0	1	-6	1	0	0	1	1	0	
11	1	3	1	0	1	-3	1	0	1	0	0	1	
12	1	4	1	1	0	-12	1	0	1	1	0	0	
13	1	5	1	1	0	-15	1	0	1	1	1	1	
14	1	6	1	1	1	-18	1	1	0	0	1	0	
15	1	7	1	1	1	-21	1	1	0	1	0	1	

BC	00	01	11	10
XA				
00	$\emptyset$	0	0	0
01	0	0	0	0
11	1	1	1	1
10	$\emptyset$	1	1	1

f_5 $\rightarrow X$

BC	00	01	11	10
XA				
00	0	0	0	0
01	0	0	1	1
11	0	0	1	1
10	0	0	0	0

f_4 $\rightarrow AB$

BC	00	01	11	10
XA				
00	0	0	1	0
01	1	1	0	0
11	1	1	0	0
10	0	0	1	0

f_3 $\rightarrow \bar{A}\bar{B}$ $\rightarrow \bar{A}BC$

BC	00	01	11	10
XA				
00	0	0	0	1
01	1	1	1	0
11	1	1	1	0
10	0	0	0	1

f_2 $\rightarrow \bar{A}\bar{B}\bar{C}$ $\rightarrow AC$

BC	00	01	11	10
XA				
00	0	1	0	1
01	0	1	0	1
11	0	1	0	1
10	0	1	0	1

f_1 $\rightarrow \bar{B}C$ $\rightarrow B\bar{C}$

BC	00	01	11	10
AX				
00	0	1	1	0
01	0	1	1	0
11	0	1	1	0
10	0	1	1	0

f_0 $\rightarrow C$

$$f_5 = X$$

$$f_4 = AB$$


$$f_3 = \bar{A}\bar{B} + \bar{A}BC$$

$$f_2 = \bar{A}\bar{B} + AC + \bar{A}\bar{B}\bar{C}$$

$$f_1 = \bar{B}C + B\bar{C}$$

$$f_0 = C$$

Logic uyumsuzluk →



Bu bağlantının ya iki tarafında bubble olacak ya da iki tarafında da olmayacak.

→ NAND kapıları ile gerçekleştirme

$$f_5 = x$$




$$\overline{f_4} = \overline{\overline{A}B}$$

$$\overline{f_3} = \overline{\overline{A}B + \overline{A}BC} = \overline{(\overline{A}B) \cdot (\overline{A}BC)}$$

$$\overline{f_2} = \overline{\overline{A}B + AC + \overline{A}BC} = \overline{(\overline{A}B) \cdot (AC) \cdot (\overline{A}BC)}$$


$$f_1 = \overline{BC} + \overline{B}C = (\overline{BC}) \cdot (\overline{B}C)$$

$$f_0 = C$$



COMBINATIONAL LOGIC DESIGN

- 1) Gate Perspective (Approach)
- 2) Modular Perspective (Approach)



THE BUILDING BLOCKS

- 1) Data Manipulation
- 2) Data Code Conversion
- 3) Data Selection from Various Sources
- 4) Data Routing from Source to Various Destinations
- 5) Data Error Detection
- 6) Data Busing from one Part of The Digital System to Another

ARITHMETIC TYPE CIRCUIT

ADDER

SUBTRACTOR

MULTIPLIER

DIVIDER

COMPARATOR

PARITY GENERATOR

ERROR DETECTOR

MULTI PURPOSE CIRCUIT

DECODER - ENCODER

CODE CONVERTER

MULTIPLEXER DEMULTIPLEXER

SHIFTER

ALU (Arithmetic and Logic Unit)

ROM (Read Only Memory)

PLA (Programmable Logic Array)

PAL (Programmable Array Logic)

CLASSIFICATION OF IC CHIPS


IC Destiny of Integration

Destiny of Integration / Complexity	Gates per Ic
SSI : Small Scale Integration	< 10
• Logic Gates (AND, OR, NAND, ...)	
MSI : medium Scale Integration	10 - 100
• Flip Flop	
• Adders / Counters	
• Multiplexers / Demultiplexers	
LSI : Large Scale Integration	100 - 10,000
• Small memory Chips	
• Programmable Logic Device	
VLSI : Very large Scale Integration	10,000 - 100,000
• Large memory chips	
• complex Programmable Logic Device	
ULSI : Ultra Large Scale Integration	100,000 - 1,000,000
• 8 & 16 Bit microprocessors	
GSI : Giga Scale Integration	
• Pentium IV Processors	

DESIGN PROCEDURE

- ① Understand the Device
- ② State the Algorithm
- ③ Construct a truth Table
- ④ Obtain Output Function
- ⑤ Construct the Logic Diagram
- ⑥ Check (Test) the Results



DECODER AND ENCODER



$$m_i(L) = m_i(H)$$


$$M_i(L) = m_i(H)$$

$$y_i = m_i EN(L)$$



	$\overline{EN}$	A_2	A_1	A_0	y_7	y_6	y_5	y_4	y_3	y_2	y_1	y_0
	1	X	X	X	0	0	0	0	0	0	0	0
m_0	0	0	0	0	0	0	0	0	0	0	0	1
m_1	0	0	0	1	0	0	0	0	0	0	1	0
m_2	0	0	1	0	0	0	0	0	0	1	0	0
m_3	0	0	1	1	0	0	0	0	1	0	0	0
m_4	0	1	0	0	0	0	0	1	0	0	0	0
m_5	0	1	0	1	0	0	1	0	0	0	0	0
m_6	0	1	1	0	0	1	0	0	0	0	0	0
m_7	0	1	1	1	1	0	0	0	0	0	0	0

$$y_i = m_i EN(L)$$





→ n bitlik bir sözleşün kodunu aöölüp olası 2^n çıkıştan sadece birini aktif hale getiren kombinezonal devredir.

100 dairesli apt. zil sistemi
mux demux decoder encoder / yapılabilir.

→ $n=3$ için decoderin $2^3 = 8$ çıkışı bulunur.

EXPANSION FORMAT




EN	A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀
1	x	x	1	1	1	1
0	0	0	1	1	1	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	1	1


Address	Value
A3	00000000000000000000000000000000
A2	00000000000000000000000000000000
A1	00000000000000000000000000000000
A0	00000000000000000000000000000000
y15	00000000000000000000000000000000
y14	00000000000000000000000000000000
y13	00000000000000000000000000000000
y12	00000000000000000000000000000000
y11	00000000000000000000000000000000
y10	00000000000000000000000000000000
y9	00000000000000000000000000000000
y8	00000000000000000000000000000000
y7	00000000000000000000000000000000
y6	00000000000000000000000000000000
y5	00000000000000000000000000000000
y4	00000000000000000000000000000000
y3	00000000000000000000000000000000
y2	00000000000000000000000000000000
y1	00000000000000000000000000000000
y0	00000000000000000000000000000000

COMBINATIONAL LOGIC DESIGN WITH DECODER

DECODER



→ Inverting output varsa bunun çıkışı maxterm üretir.



→ noninverting output varsa çıkışı minterm üretir.


→ Decoder kullanabilmek için fonksiyonun canonical formda olması gerekir.

Logic Function

- Canonical SOP Form
- Canonical POS Form

ÖRN $F(A,B,C) = \sum m(1,3,4,7)$
 $G(A,B,C) = \prod M(0,2,5,6)$

Eviren çıkışlı decoder (3/8 Decoder) kullanarak bu fonksiyonları gerçekleştiriniz.



→ Çıkışı inverting olduğu için maxterm üretir.


$$\overline{m_i} = M_i$$

$$F = m_1 + m_3 + m_4 + m_7 = \overline{m_1} \cdot \overline{m_3} \cdot \overline{m_4} \cdot \overline{m_7}$$

$$F = M_1 \cdot M_3 \cdot M_4 \cdot M_7$$

$$G = M_0 \cdot M_2 \cdot M_5 \cdot M_6$$

EVİREN ÇIKIŞLI




Eviren $\rightarrow$ ~~POS~~ SOP

Evirmeyen $\rightarrow$ ~~SOP~~ POS


EVİRMİYEN ÇIKIŞLI

$$F = m_1 + m_3 + m_4 + m_7$$

$$\begin{aligned} \overline{G} &= \overline{m_0 \cdot m_2 \cdot m_5 \cdot m_6} = \overline{m_0 + m_2 + m_5 + m_6} \\ &= m_0 + m_2 + m_5 + m_6 \end{aligned}$$



PRIORITY ENCODER (PE)



Priority Schedule	$\overline{EI}$	I_2	I_1	I_0	GS	y_1	y_0	E_0
	0	x	x	x	0	0	0	0
I_2 Encoded to 11	1	1	x	x	1	1	1	0
I_1 Encoded to 10	1	0	1	x	1	1	0	0
I_0 Encoded to 01	1	0	0	1	1	0	1	0
Inactive State to 00 Designed	1	0	0	0	0	0	0	1

$I_1 I_0$	00	01	11	10
I_2				
0	0	EI	0	0
1	EI	EI	EI	EI

y_0

$I_1 I_0$	00	01	11	10
I_2				
0	0	0	EI	EI
1	EI	EI	EI	EI

y_1

$I_1 I_0$	00	01	11	10
I_2				
0	EI	0	0	0
1	0	0	0	0

E_0

$I_1 I_0$	00	01	11	10
I_2				
0	0	EI	EI	EI
1	EI	EI	EI	EI

GS

$$y_0 = \bar{I}_1 I_0 EI + I_2 EI$$

$$y_1 = I_2 EI + I_1 EI$$

$$E_0 = \bar{I}_2 \bar{I}_1 \bar{I}_0 EI$$

$$GS = (I_2 + I_1 + I_0) EI = \bar{E}_0 EI$$

EI	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀	GS	y ₁	y ₀	E ₀
0	x	x	x	x	x	x	0	0	0	0
1	1	x	x	x	x	x	1	1	1	0
1	0	1	x	x	x	x	1	1	0	0
1	0	0	1	x	x	x	1	0	1	0
1	0	0	0	1	x	x	0	1	1	0
1	0	0	0	0	1	x	0	1	0	0
1	0	0	0	0	0	1	0	0	1	0
1	0	0	0	0	0	0	0	0	0	1

